Significance-Driven Logic Compression for Energy-Efficient Multiplier Design
نویسندگان
چکیده
منابع مشابه
Intuitionistic fuzzy logic for adaptive energy efficient routing in mobile ad-hoc networks
In recent years, mobile ad-hoc networks have been used widely due to advances in wireless technology. These networks are formed in any environment that is needed without a fixed infrastructure or centralized management. Mobile ad-hoc networks have some characteristics and advantages such as wireless medium access, multi-hop routing, low cost development, dynamic topology and etc. In these netwo...
متن کاملReconfigurable Low Energy Multiplier for Multimedia System Design
This paper proposes a reconfigurable pipelined multiplier architecture that achieves high performance and very low energy dissipation by adapting its structure to computational requirements over time. In this reconfigurable multiplier, energy is saved by disabling and bypassing an appropriate number of pipeline stages whenever input data rates are low. To evaluate the efficiency of our multipli...
متن کاملHSTL IO Standard Based Energy Efficient Multiplier Design using Nikhilam Navatashcaramam Dashatah on 28nm FPGA
In this paper we have designed an energy efficient multiplier using Nikhilam Navatashcaramam Dashatah Vedic technique. Vedic mathematics consists of 16 sutras and these sutras were used by our ancient scholars for doing there calculation faster, when there were no computers and calculators. Nikhilam Navatasaman is a Sanskrit word which menas “all from 9 and the last from 10”. In today’s work th...
متن کاملImplementation of Low Cost and Energy Efficient Fir Filter Design Using LRRS Multiplier
In the FIR filter design the MCM block optimization plays a vital role to reduce the critical path which is due to the product accumulation section. The critical path delay is reduced by using the Transposed direct form (TDF) FIR filter is proposed. The filters which have large number of multipliers. The partial products by using OTFC-LRRS multiplier is implemented in the FIR filter. The array ...
متن کاملDesign and Implementation of Multiplier Using CMOS Adiabatic Logic
The paper presents a Power consumption plays an important role in the present day VLSI technology. Power consumption of an electronic device can be reduced by adopting different design styles. Multipliers play a major role in high performance systems. This project focuses on a novel energy efficient technique called adiabatic logic which is based on energy recovery principle and power is compar...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal on Emerging and Selected Topics in Circuits and Systems
سال: 2018
ISSN: 2156-3357,2156-3365
DOI: 10.1109/jetcas.2018.2846410